The Clock of STM32F4

Corrado Santoro

ARSLAB - Autonomous and Robotic Systems Laboratory

Dipartimento di Matematica e Informatica - Università di Catania, Italy

santoro@dmi.unict.it



L.S.M. Course

・ロト ・ 日 ・ ・ 回 ・ ・ 日 ・

- The STM32 has an internal clock circuit that has the objective of generating and distributing the clock signal for the CPU and all the peripherals
- The clock circuit is programmable, meaning that it can use different clock source and may apply division and multiplication factors
- Each family of STM32 MCUs has a different clock circuit with different features: here we consider the clock of STM32F4

< 回 > < 回 > < 回 >

STM32F4: Clock Types and Sources

- The STM32F4 manages two different clock signals
 - HS: High Speed
 - LS: Low Speed
- Each clock signal is generated by clock source that can be:
 - Internal: Generated by a Resistor-Capacitor net
 - External: Generated by a quartz crystal resonator
- Therefore, we have the following signal names:
 - HSI: High Speed Internal
 - HSE: High Speed External
 - LSI: Low Speed Internal
 - LSE: Low Speed External

< 同 > < 回 > < 回

- Low Speed Clock (LSI and LSE) must run at a fixed frequency of 32.768 *KHz*
- It is used to feed the Real-Time Clock circuit
- HSI (Internal High Speed) runs at a fixed frequency of 16 MHz
- HSE (External High Speed) can run at a frequency that goes from 4 *MHz* to 26 *MHz*

< 同 > < 回 > < 回 >

High Speed Clock: PLL

- The frequency of the HSI or HSE can be speed-up by using a circuit called PLL = Phase Locked Loop
- It is a standard circuit that can act as a frequency multiplier/divisor
- The PLL of the STM32 has two outputs and four factors *N*, *M*, *P*, *Q*



• $f_p = f_{in} \frac{N}{M \cdot P}$ $f_q = f_{in} \frac{N}{M \cdot Q}$

• *f_q* is the clock of USB and should be configured at 48 *MHz*

▲帰▶ ▲ 国▶ ▲ 国▶

- A multiplexer must be programmed to decide which kind of clock to send to CPU and peripherals:
 - HSI
 - HSE
 - PLL
- In STM32F4 the selected clock cannot exceed 84 MHz



イロト イヨト イヨト イヨト

Clock Routing and Busses

- The selected clock signal feeds three internal busses:
 - AHB, Advanced High-performace Bus, for CPU, Memory, DMA, GPIO
 - APB1, Advanced Peripheral Bus 1, some peripherals
 - APB2, Advanced Peripheral Bus 2, other peripherals
- Clock for APBx busses can be scaled by programming suitable prescalers



- After having completed the configuration of clock circuit, the clock signal must be enabled for all peripherals used in our application
- There are three enable registers, each one for each bus
 - AHBEN
 - APB1EN
 - APB2EN
- In each register, each bit controls the enabling of a specific peripherals

▲□ ▶ ▲ □ ▶ ▲ □ ▶ .

AHB Clock Enable

- Advance High-performance Bus (AHB) controls the following hardware resources
 - DMA
 - GPIO
 - CRC

6.3.9 RCC AHB1 peripheral clock enable register (RCC_AHB1ENR)

Address offset: 0x30

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Pasania	d				DMA2EN	DMA1EN		Pa	- non-od		
				Reserve	u				rw	rw	Neserved				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved		CRCEN		Res	erved		GPIOH EN	Reserved		GPIOEEN	GPIOD EN	GPIOC EN	GPIOB EN	GPIOA EN
			rw					rw			rw	rw	rw	rw	rw

<ロ> <同> <同> < 同> < 同> < 同> < □> <

Ξ.

- Advance Peripheral Bus 1 (APB) controls the following hardware resources
 - I2C
 - SPI
 - Timers
 - Watchdog
 - USART

6.3.11 RCC APB1 peripheral clock enable register (RCC_APB1ENR)

Address offset: 0x40

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved		PWR EN		Rese	rved		I2C3 EN	I2C2 EN	I2C1 EN	Reserved			USART2 EN	Reser-
			rw					rw	rw	rw			rw	100	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3	SPI2			WWDG								TIM5	TIM4	TIM3	TIM2
EN	EN	Reserved		EN	Reserved								EN	EN	EN
rw	rw			rw								rw	rw	rw	rw

◆□▶ ◆□▶ ◆三▶ ◆三▶ ◆□▶ ◆□

- Advance Peripheral Bus 2 (APB) controls the following hardware resources
 - SPI
 - Timers
 - ADC
 - USART

6.3.12 RCC APB2 peripheral clock enable register (RCC_APB2ENR)

Address offset: 0x44

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved										TIM11 EN	TIM10 EN	TIM9 EN		
												rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser-	SYSCF G EN	SPI4EN	SPI1 EN	SDIO EN	Reserved		ADC1 EN	Reserved		USART6 USART1 EN EN			Reserved	I	TIM1 EN
veu	rw	rw	rw	rw			rw	nw		rw	rw				rw

・ロ・ ・ 四・ ・ ヨ・ ・ 日・ ・

The Clock of STM32F4

Corrado Santoro

ARSLAB - Autonomous and Robotic Systems Laboratory

Dipartimento di Matematica e Informatica - Università di Catania, Italy

santoro@dmi.unict.it



L.S.M. Course

・ロト ・ 日 ・ ・ 回 ・ ・ 日 ・