# **JSCacheSimulator**

JSCacheSimulator shows how a processor cache works, how addresses are mapped into cache positions and blocks are replaced, according to various parameters that can be set up for each simulation.

### How can I use it?

The simulator was written in HTML5, using JQuery and Bootstrap libraries. To use it, open the file "index.html" (index.html) with a recent browser.

## How does it work?



Press "New" to open the new simulation dialog. In this dialog the parameters Cache Size, Block Size, Set Size, Mapping Mode, and Replacment Mode can be set. Additionally, the user is asked to insert a list of memory operations. The list can be also be imported from a txt file or randomly generated by the simulator, which will try to mimic the typical operations in a generic program. Pressing the "Submit" button, the page is updated to show the simulation interface.

#### JSCacheSimulator Description

DAM 0/75	
RAM SIZE:	
16 MB	• •
CACHE SIZE:	e, and map
8 KB	•
BLOCK SIZE:	
512 B	•
METHOD:	
Direct mapped	•
Set:	
8 Blocks	•
Algorithm:	
LRU	•
Addresses in input (HEX)	
Generate Random	
Choose File No file chosen	
512C 104F	
0202	
104F	
9E8F	
9E8B	
080A	
2F2F	
F2F2	
350A	
049F	
150A	
666D	
	4
	Close Submit

The simulation interface shows the list of operations on the left, and the cache layout on the right.

The "Step" button executes a single memory operation, displaying details about the operation in the central area and updating the operation list and the cache layout. After each step, simulation statistics, displayed in the bottom area of the screen, are updated. The "Run" button executes all the remaining operations at once and updates the statistics (while not updating the cache layout).

A new simulation can be launched with "New". The statistics from previous simulations are kept to allow comparing the performance of various setups.

Memory Acces	S	Address 104F			Cach	Cache	
Memory Access	<u>^</u>				Sets	Frames	
512C		24 B Address			0	Frame 0 [T: 20] [L.A: 512C]	
104F		Tag: 14 B	Index: 1 B	Offset: 9 B		Frame 1 [T: 4] [L.A 104F]	
0202		0000000000100	0	001001111		Frame 2	
104F						Frame 3	
9E8F		INDEX = Identifies a blockposition in cache 0			Frame 4		
9E8B		OFFSET = Identifies the bytes sequence inside the block TAG = Label associated with the position of the block This memory block isn't in cache - MISS				Frame 5	
A080						Frame 6	
2F2F						Frame 7	
F2F2					1	Frame 0	
350A						Frame 1	
049F						Frame 2	
150A						Frame 3	
666D						Frame 4	
5120	*					Frame 5	
						Frame 6	
						Frame 7	
Memory Size: 2 <sup>24</sup>	Cache Size: 2 <sup>13</sup>	Block Size: 29	Set Size: 2 <sup>3</sup>	lapping Method: Set	Algorithm: LRU		
· ·	Hits: 0 (0.00%)	Misses: 2 (100.00%)	Set Size. 2" IN	apping wethod. Set	Algorithm. LRU		
Accesses.2	<b>HIS.</b> 0 (0.00%)	WISSES. 2 (100.00%)					
Memory Size: 2 <sup>24</sup> Ca	che Size: 2 <sup>13</sup>	Block Size: 29	Set Size: M	apping Method: Direct	Algorithm:		
	ts: 11 (42.31%)	Misses: 15 (57.69%)					

#### License

Copyright (C) 2014 Emanuele Viglianisi

This program is free software: you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.

You should have received a copy of the GNU General Public License along with this program. If not, see http://www.gnu.org/licenses/.