# FPGA implementation of a memory-mapped multicore coprocessor

Tutorial 12 on Dedicated systems

Teacher: Giuseppe Scollo

University of Catania Department of Mathematics and Computer Science Graduate Course in Computer Science, 2017-18

DMI - Graduate Course in Computer Science

Copyleft @ 2018 Giuseppe Scollo

1 di 12

# Table of Contents

- 1. FPGA implementation of a memory-mapped multicore coprocessor
- 2. tutorial outline
- 3. project workflow
- 4. multicore coprocessor design
- 5. coprocessor hardware interface
- 6. coprocessor register map
- 7. Nios II system with coprocessor and Performance Counter
- 8. software driver
- 9. test and performance measurement programs
- 10. performance measurement outcomes
- 11. references

DMI - Graduate Course in Computer Science

#### tutorial outline

#### this tutorial deals with:

- > FPGA implementation of the first project idea proposed in lecture 12
  - > multicore coprocessor design
  - coprocessor hardware interface
  - coprocessor register map
  - Nios II system with coprocessor and Performance Counter
  - software driver
- test and performance measurement with the Monitor Program
  - > test with no status register read
  - test with status register read

DMI - Graduate Course in Computer Science

Copyleft @ 2018 Giuseppe Scollo

3 di 12

## project workflow

## development main phases:

- VHDL description of the multicore coprocessor
- > VHDL description of the multicore coprocessor with Avalon MM interface
- Qsys construction of a Nios II system with coprocessor and performance counter, system mapping to FPGA, and compilation
- production of the software driver and of TCL script for its generation in HAL
- production of the software application for testing and performance measurement, in two versions:
  - sequential: execution with no read of the coprocessor status register status-tested: execution with read of the coprocessor status register
- compilation and execution of the application under the Monitor Program, for two variants of each version: one with defaut value of the optimization level, the other with level 03
- save of performance reports and project archiving

DMI - Graduate Course in Computer Science

#### multicore coprocessor design

two-step production of the VHDL description of the multicore coprocessor:

- > 1-core coprocessor with 64-bit input
- $\triangleright$  2<sup>n</sup>-core coprocessor with 2<sup>n</sup>-bit status output

the respective sources delay\_collatz.vhd and multicore\_delay\_collatz.vhd are available in folder vhdl of the attached archive, as well as in the VHDL/code/e12 folder of the reserved lab area

the 1-core coprocessor is obtained in a similar way as that of the previous lab tutorial, with straightforward modification of the Gezel source and similar correction of the VHDL output produced by the follyhd translator, as documented in folder follyhd\_patch

the coprocessor is endowed with the core\_select n-bit input, that encodes the core which the I/O operation is addressed to, while the done outputs of the individual cores are exposed as global status in a  $2^n$ -bit parallel output port

the x0 and delay data ports of the individual cores are deployed on internal  $64*2^n$ -bit and  $16*2^n$ -bit parallel signals, respectively, wherein the decoding of  $core_select$  selects the relevant part for the I/O operation

empty folders delay\_collatz, mc\_delay\_collatz, and mc\_interface are meant to host compilation and simulation projects for the two mentioned sources and the next one; folders with the same names under tests provide respective input files for simulation

DMI - Graduate Course in Computer Science

Copyleft @ 2018 Giuseppe Scollo

5 di 12

#### coprocessor hardware interface

an instance of the multicore coprocessor component is embedded in the Avalon memory-mapped interface described by multicore\_delay\_collatz\_avalon\_interface.vhd and accesses the following Avalon bus signals:

clock, resetn, read, write, chipselect, address, waitrequest, writedata, readdata

- $\Rightarrow$  address has an (n+2)-bit width and encodes the coprocess register address (see next page)
- the writedata, readdata signals have a 32-bit width each, for a single-cycle data transfer with the Nios II processor

the gathering of the 64-bit input for the coprocessor thus takes two bus cycles, therefore the interface must store the first-cycle data and later concatenate it with the second-cycle data; this leads to the classical two-process structure of the description:

- one for the first-cycle data register update,
- > the other one for the combinational network

on the other hand, the 32-bit output of a 16-bit data produced by a coprocessor core requires a zero-extension of the latter, that is done by the interface

consultation of multicore\_delay\_collatz\_interface.vhd shows the relationships between the I/O signals of the computational component and the Avalon interface signals

DMI - Graduate Course in Computer Science

#### coprocessor register map

the Qsys construction of a Nios II system with the coprocessor component, similar to that of the previous lab tutorial, assigns the coprocessor a base address and, starting at it, a memory area for its I/O registers

memory is byte-addressable and I/O register addresses are word-aligned, with 4-byte words, yet the programming model of the software driver of a component on the Avalon bus, by default, prescribes register identification by a word index, termed register offset, that coincides with the address input of its Avalon interface

the following register map also shows the coprocessor component signals determined by the corresponding register offsets, indexed by the value of core\_select in parentheses, where  $k = 2^n$  is the number of parallel cores, and with legenda:

ro: register offset

ao: memory address offset (with respect to the base address)

ro	signal	ao	ro	signal	ao
0	x0(0)[310]	0	2k	delay(0)	8k
1	x0(0)[6332]	4			
	•••		3k-1	delay(k-1)	12k-4
2(k-1)	x0(k-1)[310]	8(k-1)	3k	status	12k
2k-1	x0(k-1)[6332]	8k-4			

DMI - Graduate Course in Computer Science

Copyleft @ 2018 Giuseppe Scollo

7 di 12

#### Nios II system with coprocessor and Performance Counter

the subsequent development phases are similar to those of the previous lab tutorial:

- construction of the coprocessor Qsys component
- Nios II system construction with coprocessor and Performance Counter
- mapping to FPGA and compilation

the Qsys construction of the Nios II system goes quicker if performed as a modification of the Qsys system out of the previous lab tutorial, by removing the delay\_collatz\_avalon\_interface component and adding an instance of the multicore\_delay\_collatz\_avalon\_interface component

beware: pay attention to save the modified system in the current project directory rather than in the project directory of the system to be modified

DMI - Graduate Course in Computer Science

#### software driver

the TCL scripts for the generation of the software driver in the project BSP, provided in folder codesign/ip/multicore\_delay\_collatz\_avalon\_interface of the attached archive, are similar to those of the previous lab tutorial

the C sources of the software driver, provided in folder HAL under the same path, differ from those of the previous lab tutorial in the following aspects:

- definition of constant MDC\_N\_CORES = 32, the number of cores in the coprocessor
- for the start of a core computation on a trajectory of given start point the function mdc\_start is available, that performs two bus write operations (because of the double word length of the start point), unlike the macro that performs only one bus write in the previous case
- besides the function delay, to read the computation result out of a given core, function status is available, to read the coprocessor status register

DMI - Graduate Course in Computer Science

Copyleft @ 2018 Giuseppe Scollo

9 di 12

#### test and performance measurement programs

the test and performance measurement programs provided in folders codesign/amp\* of the attached archive compute the delay for 2M initial points, starting with  $X\_BASE=1128784494896128$ 

N.B.: X BASE+14 is the class record of class 1746

in both versions of the test, the program assigns core j the delay computation for the initial points in the congruence class j mod MDC\_N\_CORES, thus for 2M/32 = 64K trajectories (on the average in the second version); the difference between the versions in codesign/amp\_s\* and those in codesign/amp\_t\* is as follows:

- in the former case, termed sequential, 64K iterations of a loop are executed, where each of 32 core reads is followed by the core restart, with no status register read (the processor thus waits after any request to read a not yet available result)
- in the latter case, termed status-tested, the processor reads the status register and processes its content bit by bit, while requesting results from only those cores which are done with their computation

project creation parameters for the Monitor Program are summarized in the attached file MonitorNotes.txt

DMI - Graduate Course in Computer Science

#### performance measurement outcomes

compilation, loading on the FPGA and execution of program sequential\_multicore\_delay\_collatz\_timing.c, in the two projects codesign/amp\_s and codesign/amp\_s\_03, produces the Performance Counter Reports in the figure

as in the previous lab tutorial, the more significant reduction of the execution time of the delay read operations in the second variant may be explained by the function *inlining* under compilation O3

Terminal				_		
Performance Counter Report Total Time: 12.4375 seconds (621876238 clock-cycles)						
	8	Time (sec)	Time (clocks)	Occurrences		
outer_loop	100	12.43742		1		
		4.65568		2097152		

Terminal						
Performance Counter Report Total Time: 11.8503 seconds (592516551 clock-cycles)						
	%	Time	(sec)	Time	(clocks)	Occurrences
outer_loop	100	11.	85022	5	92511041	1
read_delays	31.9	3.	77487	1	.88743680	2097152

the next Performance Counter Reports come out of the execution of program statustest\_multicore\_delay\_collatz\_timing, in the two projects codesign/amp\_t and codesign/amp\_t\_o3

Terminal						
Performance Cou Total Time: 12.70	676 sec	onds (6383)				
Section	8	Time (sec)	Time (clocks)	Occurrences		
outer_loop	100	12.76748	638373915	1		
read_delays	37.2	4.74522	237260953	2163959		

rerminai				
Performance Cou Total Time: 11.8	715 sec	onds (59357		
Section	8	Time (sec)	Time (clocks)	Occurrences
outer_loop	100	11.87138	593568840	1
read_delays	32.4	3.84634	192317173	2164575
14,,,,,,,				

DMI - Graduate Course in Computer Science

Copuleft @ 2018 Giuseope Scott

11 di 12

#### references

useful materials for the proposed lab experience:

archive with source files for project reproduction

Intel Corp. documents referred to in the previous lab tutorial

Zwolinski, Ch. 4, Sect. 4.2.3, 4.5.2

DMI - Graduate Course in Computer Science