Program design and analysis for dedicated systems

Lecture 07 on Dedicated systems

Teacher: Giuseppe Scollo


University of Catania Department of Mathematics and Computer Science Graduate Course in Computer Science, 2016-17

1 di 12

Table of Contents

- 1. Program design and analysis for dedicated systems
- 2. lecture topics
- 3. microprocessors, toolchain
- 4. from C to (ARM) assembly: an example
- 5. object code analysis
- 6. data type representation
- 7. variables in the memory hierarchy
- 8. function calls: an example
- 9. stack frame construction
- 10. program layout in memory
- 11. references

DMI — Graduate Course in Computer Science




3 di 12

microprocessors, toolchain


microprocessor: most successful programmable component over the past decades... why?

- separation of software from hardware through definition of an instruction set
- wide availability of software tools to support program development, also in high-level languages
- highly efficient options of reuse of components and of interoperability with other components, both hardware (standard bus) and software (libraries)
- high scalability, e.g. 4-bit up to 64-bit word length, use of a microprocessor as coordination component in a complex SoC architecture, etc.



Schaumont, Figure 7.1 - Standard design flow of software source code to processor instruction

DMI - Graduate Course in Computer Science



DMI - Graduate Course in Computer Science

Copyleft @ 2016-2017 Giuseppe Scollo

5 di 12

object code analysis

the symbolic assembly code of the example just seen, is obtained from the C source by running the command:

/usr/local/arm/bin/arm-linux-gcc -c -S -O2 gcd.c -o gcd.s

the command to generate the ARM ELF executable is:

/usr/local/arm/bin/arm-linux-gcc -O2 gcd.c -o gcd

it is also possible to obtain the symbolic code from the ELF executable by means of a disassembler, in this example with the following command:

/usr/local/arm/bin/arm-linux-objdump -d gcd

the disassembler output also shows the binary code of each symbolic instruction and the address value of each label

the use of this tool, as well as of other utilities which come along with compilers, for executable code analysis will be further explored in lab tutorials

DMI - Graduate Course in Computer Science

data type representation

efficient hardware/software codesign requires a simultaneous understanding of both system architecture and software

data type representation is a good starting point, compilers are aware of differences in:


- ⋟ 🛮 memory size
- > low-level implementation of operations

table 7.1 shows how C maps to the native data types supported by 32-bit processors

C data type		
char	8-bit	
short	signed 16-bit	
int	signed 16-bit signed 32-bit	
long	signed 32-bit	
long long	signed 64-bit	

Schaumont, Table 7.1 - Compiler data types

Big Endian



Schaumont, Figure 7.7 (a) - Alignment of data types

Schaumont, Figure 7.7 (b) - Little-endian and Big-endian storage order

word-based memory organization requires alignment to word boundaries, to perform a word transfer by a single memory access

the compiler generates directives to this purpose

byte ordering, in some cases even the bit-ordering, is relevant to hardware/software codesign

0x8000 0x8001 0x8002 0x8003

in the transition of software to hardware and back


DMI - Graduate Course in Computer Science

Copyleft @ 2016-2017 Giuseppe Scollo

7 di 12

variables in the memory hierarchy

another relevant aspect of data representation is what kind of physical memory they are assigned to



Schaumont, Figure 7.8 - Memory hierarchy

memory hierarchy is transparent to high-level programs, e.g. written in C, yet the low-level control affects performance; here is an example:

```
void accumulate(int *c, int a[10]) {
int i;
*c = 0;
for (i=0; i<10; i++)
*c += a[i];
```

/usr/local/arm/bin/arm-linux-gcc -O2 -c -S accumulate.c

generates the following code in accumulate.s:

	mov	r3, #0	
	str	r3, [r0, #0]	
	mov	ip, r3	
.L6:			
	ldr	r2, [r1, ip, asl #2]	; r2 ← a[i]
	ldr	r3, [r0, #0]	; r3 ← *c (memory)
	add	ip, ip, #1	; increment loop ctr
	add	r3, r3, r2	
	cmp	ip, #9	
	str	r3, [r0, #0]	; r3 → *c (memory)
	movgt	pc, lr	
	b	.L6	

in the example, the *value* of the accumulator variable travels up and down in the memory hierarchy

in C a limited control is available through use of storage class specifiers and type qualifiers

Storage specifier	Type qualifier
register	const
static	volatile
extern	

DMI - Graduate Course in Computer Science

function calls: an example function calls are the fundamental structure of accumulate: ip, sp sp!, {fp, ip, lr, pc} fp, ip, #4 sp, sp, #12 r0, [fp, #-16] r3, #0 r2, [fs, #-24] behavioural hierarchy of programs; here is an example of their translation to machine mov stmfd sub language sub : base address a str int accumulate(int a[10]) { mov int i: r3, [fp, #-24] r3, #0 str int c = 0; mov for (i=0; i<10; i++) r3, [fp, #-20] .1.2: c += a[i]; r3, [fp, #-20] r3, #9 .L5 ldr return c; ; i<10? cmp ble 1.3 int a[10]; h .L5: int one = 1: r3, [fp, #-20] r2, r3, asl #2 ldr ; i * 4 int main() { mov r2, r3, asl #2 r3, [fp, #-16] r3, r2, r3 r2, [fp, #-24] r3, [r3, #0] r3, r2, r3 return one + accumulate(a); ldr ; *a + 4 * i add Schaumont, Listing 7.4 - Sample progra compiling this program without optimization ldr add ; c = c + a[i]shows the creation of the activation frame within r3, [fp, #-24] r3, [fp, #-20] ; update c the stack, that is dynamically associated to the ldr function execution to host local variables and add r3, r3, #1 r3, [fp, #-20] .L2 ; i = i + 1str b register saving in this case, the function parameter and 1.3 return value are passed in register ro; ldr r3, [fp, #-24] ; return arg when several parameters are to be passed, ldmea fp, {fp, sp, pc} then the activation frame is made use of the use of the *frame pointer* (FP) register enables call nesting and recursion Schaumont, Listing 7.6 - Accumulate without compiler optimizations

DMI — Graduate Course in Computer Science


Copyleft 3 2016-2017 Giuseppe Scollo

9 di 12

stack frame construction

figure 7.9 shows the construction of the activation frame in the stack

the SP register points to the full top of the stack, which grows downwards; these conventions are reflected in the fd (full, descending) suffix of the multiple transfer instruction stmfd, saving registers in the stack frame



Schaumont, Figure 7.9 - Stack frame construction


the restoring of the saved registers and return take place by just one multiple transfer instruction in this case the converse suffix ea (*empty, ascending*) applies, noting that FP, rather than SP, is the base register for the transfer start address

DMI - Graduate Course in Computer Science

program layout in memory

for the physical representation of the program and its data structures in the memory hierarchy, a distinction is to be made between:

- static program layout: organization of the compiler+linker output in an ELF file (or ROM)
- dynamic program layout: memory organization of an executable program during execution



Schaumont, Figure 7.10 - Static and dynamic program layout

- > the loader may assign different sections of the ELF program to different kinds of storage
- in the dynamic layout, sections appear that are not present in the ELF file, for the storage of dynamic data (stack, heap etc.)

DMI - Graduate Course in Computer Science

Copuleft @ 2016-2017 Giuseppe Scoll

11 di 12

references

recommended readings:

Schaumont (2012) Ch. 7, Sect. 7.1, 7.3

for further consultation:

Schaumont (2012) Ch. 7, Sect. 7.2, 7.5

Introduction to the ARM® Processor Using Altera Toolchain, Altera University Program, May 2016

DMI - Graduate Course in Computer Science