

# Dataflow network examples in Gezel and in VHDL

## Tutorial 05 on Dedicated systems

Teacher: Giuseppe Scollo

University of Catania  
Department of Mathematics and Computer Science  
Graduate Course in Computer Science, 2016-17

1 di 10

### Table of Contents

1. Dataflow network examples in Gezel and in VHDL
2. tutorial outline
3. single-rate SDF graph to hardware
4. example: Euclid's GCD algorithm, SDF graph analysis
5. hardware implementation of Euclid's GCD algorithm
6. hardware pipelining
7. pipelining in SDF graphs with loops
8. lab experience
9. references

2 di 10

this tutorial deals with:

- hardware implementation of single-rate dataflow models
- example, Euclid's GCD algorithm:
  - SDF graph analysis
  - hardware implementation in Gezel
- hardware pipelining:
  - throughput enhancement
  - warning about pipelining of SDF graphs with cycles
- lab experience
  - hardware implementations of dataflow models in Gezel and VHDL

### single-rate SDF graph to hardware

hardware implementation assumption:

single-rate SDF graphs, all actors operate at the same clock frequency

three implementation rules:

1. all actors are implemented as combinational circuits
2. all communication queues are implemented as wires (without storage)
3. each initial token on a communication queue is replaced by a register


two definitions:

- *combinational path* in the SDF graph: cycle-free path with no initial tokens on it
- *critical path* in the SDF graph: combinational path that has maximum latency

maximum clock frequency for the circuit: reciprocal of latency through critical path

example: Euclid's GCD algorithm, SDF graph analysis

algorithm: at each step  $(a, b)$  is replaced by  $(|a-b|, \min(a,b))$   
the pair converges to  $(\text{GCD}(a,b), \text{GCD}(a,b))$



Schaumont, Figure 3.10 - Euclid's greatest common divisor as an SDF graph


PASS analysis:

$$G = \begin{bmatrix} +1 & -1 \\ +1 & -1 \\ -1 & +1 \\ -1 & +1 \end{bmatrix} \begin{array}{l} \leftarrow \text{edge}(\text{sort}, \text{diff}) \\ \leftarrow \text{edge}(\text{sort}, \text{diff}) \\ \leftarrow \text{edge}(\text{diff}, \text{sort}) \\ \leftarrow \text{edge}(\text{diff}, \text{sort}) \end{array} \quad \text{rank}(G) = 1 \quad q_{\text{PASS}} = \begin{bmatrix} 1 \\ 1 \end{bmatrix}$$

hardware implementation of Euclid's GCD algorithm

by the aforementioned three rules for a hardware implementation of the SDF model:

- two combinational circuits implement the actors
  - a register is placed on each of the two connections from diff to sort
- implementing the actors is a simple matter, by means of a few commonly used modules (multiplexers, comparators and a subtractor)




Schaumont, Figure 3.11 - Hardware implementation of Euclid's algorithm

## hardware pipelining

example of throughput enhancement by pipelining:

digital filter to produce a weighted sum:  $x_0 \cdot c_2 + x_1 \cdot c_1 + x_2 \cdot c_0$




remarks:

- initial tokens here play the role of *delay buffers* in the definition of the pipelining transformation
- the SDF graph is cycle-free... (see next)

## pipelining in SDF graphs with loops

by introducing new tokens, pipelining may change the behaviour of an SDF graph

in particular, this may happen if additional tokens are introduced inside a loop, as this example shows:



Schaumont, Figure 3.16 - Loops in SDF graphs cannot be pipelined

in order to apply pipelining without changing the functional behaviour of an SDF graph with cycles, the additional tokens should be placed outside of any loop in the graph

for instance, on the input or output lines

the circuit depicted in figure 3.11 implements the computational core of Euclid's GCD algorithm, yet it does not contain elements apt to signal the start and the end of the computation nor to distinguish inputs and output; the aims of this experience are: to extend that circuit to this purpose, to describe it in Gezel, to translate it to VHDL, and to simulate its behaviour

1. extend the schematic of the circuit in figure 3.11 with three input signals and two output signals:
  - a, b: the input data, 16-bit wide each
  - start: 1-bit input, to signal the availability of the input data
  - gcd: the 16-bit output result
  - done: 1-bit output, to signal the end of the computation and the availability of the output result
 and with additional elements (multiplexers, maybe a comparator) useful to the stated purpose
2. produce a Gezel description of the circuit from step 1
3. translate the Gezel description in VHDL by means of the fdlvhd program
4. launch Quartus 13.1 (Web edition), create a project EuclidGCD therein, and assign it the VHDL files produced in step 3
5. compile and simulate the VHDL model with different data input pairs

recommended readings:

Schaumont (2012) Ch. 3, Sect 3.2