

# Combinational and sequential network examples in VHDL

## Tutorial 04 on Dedicated systems

Teacher: Giuseppe Scollo

University of Catania  
Department of Mathematics and Computer Science  
Graduate Course in Computer Science, 2016-17

1 di 10

### Table of Contents

1. Combinational and sequential network examples in VHDL
2. tutorial outline
3. latches, flip-flops, registers
4. counters, serial input registers
5. ALU functions
6. decoders, multiplexers
7. 7-segment displays
8. lab experience
9. references

2 di 10


this tutorial deals with VHDL descriptions of frequently used hardware components:

- sequential components:
  - latches, flip-flops, registers
  - counters, serial input registers
- combinational components:
  - ALU functions
  - decoders, multiplexers
  - 7-segment displays

furthermore, a lab experience is proposed which collects various aspects of VHDL that are illustrated by the examples presented here, and where some of these components may be reused for the implementation of the proposed experiment

latches, flip-flops, registers

- latch: level-sensitive one-bit memory
- flip-flop: edge-triggered one-bit memory
- (parallel) register: bank of flip-flops




```
library ieee;
use ieee.std_logic_1164.all;
entity latch is
port (
d : in std_logic;
en : in std_logic;
q : out std_logic
);
end entity latch;
```

```
architecture beh of latch is
begin
process (d, en) is
begin
if (en = '1') then
q <= d;
end if;
end process;
end architecture beh;
```

```
library ieee;
use ieee.std_logic_1164.all;
entity dff is
port (
d : in std_logic;
clk : in std_logic;
q : out std_logic
);
end entity dff;
```

```
architecture simple of dff is
begin
process (clk) is
begin
if rising_edge(clk) then
q <= d;
end if;
end process;
end architecture simple;
```



**exercise : correct the errors which affect the VHDL code presentated in the reference textbook, p. 290**


```
library ieee;
use ieee.std_logic_1164.all;
entity register is
generic ( n : natural := 8 );
port (
d : in std_logic_vector(n-1 downto 1);
clk : in std_logic;
nrst : in std_logic;
load : in std_logic;
q : out std_logic_vector(n-1 downto 1)
);
end entity register;
```

```
architecture beh of register is
begin
process (clk, nrst) is
begin
if (nrst = '0') then
q <= (others => '0');
elsif (rising_edge(clk) and (load = 1)) then
q <= d;
end if;
end process;
end architecture beh;
```

## counters, serial input registers

- counters: registers counting specified clock edges  
also used to implement timers
- serial input registers: partly similar to counters  
used for data input from serial lines, output is parallel

the use of variables eases the VHDL description in behavioural style



binary counter

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity counter is
generic ( n : integer := 4 );
port (
clk : in std_logic;
rst : in std_logic;
output : out std_logic_vector((n-1) downto 0)
);
end;
architecture simple of counter is
begin
process(clk, rst)
variable count : unsigned((n-1) downto 0);
begin
if rst = '0' then
count := (others => '0');
elsif rising_edge(clk) then
count := count + 1;
end if;
output <= std_logic_vector(count);
end process;
end;
```

```
library ieee;
use ieee.std_logic_1164.all;
entity shift_register is
generic ( n : integer := 4 );
port (
clk : in std_logic;
rst : in std_logic;
din : in std_logic;
q : out std_logic_vector((n-1) downto 0)
);
end entity;
architecture simple of shift_register is
begin
process(clk, rst)
variable shift_reg : std_logic_vector((n-1) downto 0);
begin
if rst = '0' then
shift_reg := (others => '0');
elsif rising_edge(clk) then
shift_reg := shift_reg(n-2 downto 0) & din;
end if;
q <= shift_reg;
end process;
end architecture simple;
```

## ALU functions


an ALU is a multifunction unit: a control input selects the operation to be executed  
an example of multifunction logic unit has the selection as specified in the table  
and may be described in VHDL as follows:

S	function
00	Q <= not A
01	Q <= A and B
10	Q <= A or B
11	Q <= A xor B

```
library ieee;
use ieee.std_logic_1164.all;
entity alu_logic is
generic ( n : natural := 16 );
port (
a : in std_logic_vector((n-1) downto 0);
b : in std_logic_vector((n-1) downto 0);
s : in std_logic_vector(1 downto 0);
q : out std_logic_vector((n-1) downto 0)
);
end entity alu_logic;
```

```
architecture basic of alu_logic is
begin
case s is
when "00" => q <= not a;
when "01" => q <= a and b;
when "10" => q <= a or b;
when "11" => q <= a xor b;
end case;
end architecture basic;
```

arithmetic functions of the ALU may be specified in dataflow style  
or, for operands wider than one bit, in either structural or behavioural style; the latter as follows



full-adder da 1 bit

```
library ieee;
use IEEE.std_logic_1164.all;
entity add_beh is
generic(top : natural := 15);
port (
a : in std_logic_vector (top downto 0);
b : in std_logic_vector (top downto 0);
cin : in std_logic;
sum : out std_logic_vector (top downto 0);
cout : out std_logic
);
end entity add_beh;
```

```
architecture behavior of add_beh is
begin
adder:
process(a,b,cin)
variable carry : std_logic;
variable tempsum : std_logic_vector(top downto 0);
begin
carry := cin;
for i in 0 to top loop
tempsum(i) := a(i) xor b(i) xor carry;
carry := (a(i) and b(i)) or (a(i) and carry) or (b(i) and carry);
end loop;
sum <= tempsum;
cout <= carry;
end process adder;
end architecture behavior;
```

## decoders, multiplexers

probably the most used combinational functional units in digital hardware:

decoder  $n \rightarrow 2^n$

multiplexer  $n \times 2^n \rightarrow 1$

generic VHDL specification of the decoder  
(Zwolinski, sect. 4.2.3):

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```

```
entity decoder is
generic (n : positive);
port (
a : in std_logic_vector(n-1 downto 0);
z : out std_logic_vector(2**n-1 downto 0)
);
end entity decoder;
```


```
architecture rotate of decoder is
constant z_out : bit_vector(2**n-1 downto 0) :=
(0 => '1', others => '0');
begin
z <= to_StdLogicVector(z_out sll
to_integer(unsigned(a)));
end architecture rotate;
```

VHDL description of a multiplexer  
with a single select line:


```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```

```
entity mux21 is
port (
s : in std_logic;
a : in std_logic;
b : in std_logic;
q : out std_logic
);
end;
```

```
architecture simple of mux21 is
begin
q <= a when s = '0' else
b when s = '1' else
'X';
end;
```



decoder 3-B



input multiplexer with a single select line


## 7-segment displays

familiar device of daily use ...

a decoder for a seven-segment display converts a 4-bit input to the 7-bit configuration of the display segment states that visualizes the character corresponding to the (hex or decimal) digit which has the value coded by the input

the following example (taken from Zwolinski, Sect. 4.2.3)

- visualizes decimal digits
- visualizes E if the input value is  $\geq 10$
- in all other cases the display is blanked



Zwolinski, Figure 4.3 - Seven-segment display

```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity seven_seg is
port (a : in std_logic_vector(3 downto 0);
z : out std_logic_vector(6 downto 0));
end entity seven_seg;
```

```
architecture with_select of seven_seg is
begin
with a select
z <= "1110111" when "0000",
"0010010" when "0001",
"1011101" when "0010",
"1011011" when "0011",
"0111010" when "0100",
"1101011" when "0101",
"1101111" when "0110",
"1010010" when "0111",
"1111111" when "1000",
"1111011" when "1001",
"1101101" when "1010"|"1011"|"1100"|"1101"|"1110"|"1111",
"0000000" when others;
end architecture with_select;
```

## lab experience

the 8-bit ALU simulator implemented by S. Lentini and G. Nicotra illustrates how one can iteratively construct the 8-bit ALU by suitably composing 1-bit ALU stages

the schematic and an animated illustration of the ALU functions are presented in the "Arithmetic logic unit" part of the Flash animation of that project

using the VHDL constructs seen in the examples through this tutorial:

1. build a VHDL model of the 1-bit ALU
2. building on this result, construct a generic model of the  $n$ -bit ALU
3. compile and simulate different instances of the model, that is, for different values of  $n$
4. build a VHDL model of an hex-digit decoder for visualization on a 7-segment display
5. using the 3-bit instance of the ALU model and the decoder produced at step 4, program the FPGA by using the switches for the ALU inputs (6 switches for the two operands and the other 6 for the ALU control inputs: F0, F1, ENA, ENB, INC, INVA) and a 7-segment display for the visualization of the result (carry included, for arithmetic operations)

## references

recommended readings:

Wilson (2015) Ch. 20, 24, 21, 25, 27

readings for further consultation:

Zwolinski (2004) Sect. 4.1-5, 6.1-5

useful materials for the proposed lab experience

(sources: DMI Library, Altera University Program, 2014)

Tanenbaum: *Structured computer organization, Fifth Edition* (Pearson, 2006) Sect. 3.2.3

Making Qsys Components - For Quartus II 13.1 (Appendix A only)